24:I[996049,["/_next/static/chunks/4066bc1c6c2349d5.js","/_next/static/chunks/95a412e391bc23e5.js","/_next/static/chunks/3bb216cbbaa0b533.js","/_next/static/chunks/9fc50f9074987e82.js","/_next/static/chunks/8b898b539081927e.js","/_next/static/chunks/1cdc3b1251aea11f.js","/_next/static/chunks/aa7cbeceb4b37dc5.js","/_next/static/chunks/b11aaec6f3f6fc09.js","/_next/static/chunks/e9929ff73971e68b.js"],"CompanyJobs"] 22:["$","div",null,{"className":"flex flex-wrap gap-2","children":[["$","span",null,{"className":"inline-flex items-center gap-1.5 rounded-md bg-gray-100 py-1 pr-2.5 pl-2 text-sm text-gray-600","children":[["$","svg",null,{"className":"h-4 w-4 shrink-0 text-gray-400","fill":"none","viewBox":"0 0 24 24","stroke":"currentColor","strokeWidth":2,"children":["$","path",null,{"strokeLinecap":"round","strokeLinejoin":"round","d":"M19 21V5a2 2 0 00-2-2H7a2 2 0 00-2 2v16m14 0h2m-2 0h-5m-9 0H3m2 0h5M9 7h1m-1 4h1m4-4h1m-1 4h1m-5 10v-5a1 1 0 011-1h2a1 1 0 011 1v5m-4 0h4"}]}],"Hardware"]}],null,null,null,false,false]}] 25:T48a,

Role Overview

develop and maintain RTL code for digital components in SoC designs
simulate, debug, and verify complex digital systems
contribute to architectural decisions, identify and fix performance bottlenecks
participate in power, area, and timing analysis
collaborate with open source communities
work across disciplines with backend and systems engineers

Requirements

hands-on experience with RTL design and simulation
good understanding of digital hardware principles
comfortable navigating complex logic
eager to collaborate with backend engineers, architects, and software developers
enjoy reasoning through systems and simplifying complexity

Tech Stack

Open Source

Benefits

deep ownership and cross-functional growth
support contributions to open-source projects
opportunity to stretch beyond core expertise
flat, open engineering culture
potential to influence technical decisions, hiring, team culture, and strategy

Ascenium AS

Open Positions (1)

Engineering

Digital Design Engineer