Partner closely with SoC customers and IP design teams to deliver comprehensive pre-silicon to post-silicon IP Integration and Debug support
Develop and execute test plans and content using AI-driven tools and Python/System Verilog scripting
Conduct SoC board design reviews and provide technical recommendations
Perform signal integrity and power integrity simulations to optimize design performance
Serve as the IP team representative during SoC power-on activities for test chips and products
Provide hands-on IP enabling support throughout the silicon bring-up process
Lead identification, investigation, and resolution of IP-related silicon issues
Execute timely debugging and disposition of customer issues and sightings
Conduct both pre-silicon and post-silicon issue reproduction and analysis
Drive root cause analysis initiatives with comprehensive failure analysis
Collaborate across cross-functional teams to deliver robust solutions
Maintain customer obsession by ensuring rapid resolution of IP-related challenges

Bachelors and 5+ years of experience or Masters degree and 3+ years of experience in Computer Engineering, Electrical Engineering, or in a related field
Experience in IP Integration, pre-silicon verification, Electrical or Functional Post Silicon validation and debug with either serial IOs (PCIe, USB, SATA, TypeC, Ethernet) or parallel IOs (DDR, LPDDR, UCIe Die2Die)
2+ years of experience with the lab hardware and software
Experience using Oscilloscopes, Logic Analyzers, Protocol analyzers and BERTs (Bit Error Ratio Testers)
Experience with at least one or more industry standard IO specifications like DDR, LPDDR, PCIE, USB, USB TypeC, Die2Die, Ethernet, etc.
Either PHY or Controller experience is good

Senior Mixed Signal IP Enablement, Debug Engineer

Key skills