Validation Engineer - Onsite

𝐓𝐢𝐭𝐥𝐞: Validation Engineer - Onsite

 

 

 

𝐌𝐚𝐧𝐝𝐚𝐭𝐨𝐫𝐲 𝐬𝐤𝐢𝐥𝐥𝐬:

 

ATE platforms, Advantest V93K, AC+, Teradyne UltraFLEX, UltraFLEX, timing sets, DC/AC measurements, multisite,

SerDes, PHY fundamentals, equalization, CDR, CTLE, DFE, PRBS, BER, margining, jitter, eye constraints, on-die BIST integration,

Python, data analytics, STDF parsing, visualization, automated SPC, anomaly detection, Production Test,

scan, ATPG patterns, boundary scan, MBIST, LBIST, JTAG access, pattern formats, WGL, STIL,

UCIe, PCIe, Gen5, Gen6, production test perspective, firmware, test hooks, error counters, compliance indicators,

wafer sort, final test programs, ATE, SoC SerDes, copackaged optics, production test coverage, protocol features, PRBS, loopback, margining, FEC, CDR lock, EQ settings, on-die BIST, DFT,

multisite strategies, parallel test execution, guardbanding, test time reduction, golden-unit flows, establish limits, build characterization-to-production handoff, close gaps,

DFT features, scan, ATPG, boundary scan, MBIST, LBIST, JTAG, production flows, manage pattern conversion, timing sets, pin maps,

UCIe, PCIe-related production checks, link training emulation, LTSSM state verification, test hooks, compliance counters, error injection, monitoring,

ATE control, data parsing, STDF analytics, dashboards, automated limit updates, MES, SPC, CI pipelines, Document test plans, specifications, vector maps, limits, release notes,

SoC devices, SerDes interfaces, ATE program development, DFT, BIST enablement, yield, quality optimization, high-volume manufacturability,

translating characterization, robust, multisite production tests, data analytics, AI-assisted tools, data triage,

 

 

 

 

𝐃𝐞𝐬𝐜𝐫𝐢𝐩𝐭𝐢𝐨𝐧:

 

Overview:

We are seeking a senior-level contractor to lead production test development for SoC devices integrating copackaged optics (CPO) SerDes interfaces. This role centers on ATE program development, DFT/BIST enablement, yield/quality optimization, and high-volume manufacturability. Strong understanding of SerDes and protocols such as UCIe and PCIe is required, with emphasis on translating characterization into robust, multisite production tests. Experience with Python-based automation and data analytics is essential; familiarity with AI-assisted tools for test development and data triage is a plus.

 

Key Responsibilities:

Own development, integration, and maintenance of wafer sort and final test programs on ATE for SoC SerDes with copackaged optics

Define and implement production test coverage for SerDes PHY and protocol features (PRBS, loopback, margining, FEC, CDR lock, EQ settings) using on-die BIST/DFT and ATE instrumentation

Implement and optimize multisite strategies, parallel test execution, guardbanding, and test time reduction while meeting quality and coverage goals

Correlate bench/char results to ATE: develop golden-unit flows, establish limits, build characterization-to-production handoff, and close gaps

Integrate DFT features (scan/ATPG, boundary scan, MBIST/LBIST, JTAG) into production flows; manage pattern conversion, timing sets, and pin maps

Implement UCIe/PCIe-related production checks: link training emulation, LTSSM state verification via firmware or test hooks, compliance counters, and error injection/monitoring

Build Python-based tooling for ATE control, data parsing, STDF analytics, dashboards, and automated limit updates; integrate with MES/SPC and CI pipelines

Collaborate with silicon design, firmware, DFT, product engineering, OSAT/probe, and SI teams to resolve issues and qualify ECOs/revisions

Document test plans, specifications, vector maps, limits, and release notes; train operations teams and support sustaining engineering

 

Required Qualifications:

Hands-on experience developing on leading ATE platforms (e.g., Advantest V93K/AC+, Teradyne UltraFLEX/UltraFLEXplus) including timing sets, DC/AC measurements, and multisite

Strong understanding of SerDes/PHY fundamentals: equalization, CDR, CTLE/DFE, PRBS/BER, margining, jitter/eye constraints, and on-die BIST integration

Proficiency in Python for automation and data analytics; experience with STDF parsing, visualization, and automated SPC/anomaly detection

Solid DFT background: scan/ATPG patterns, boundary scan, MBIST/LBIST, JTAG access, pattern formats (WGL/STIL), and pattern bring-up on ATE

Working knowledge of UCIe and PCIe (Gen5/Gen6 preferred) from a production test perspective: link checks via firmware/test hooks, error counters, and compliance indicators

Excellent documentation, cross-functional communication, and problem-solving skills

 

Production Test role - Hands on experience Serdes. Interface for chips.

 

 

 

 

 

VIVA USA is an equal opportunity employer and is committed to maintaining a professional working environment that is free from discrimination and unlawful harassment. The Management, contractors, and staff of VIVA USA shall respect others without regard to race, sex, religion, age, color, creed, national or ethnic origin, physical, mental or sensory disability, marital status, sexual orientation, or status as a Vietnam-era, recently separated veteran, Active war time or campaign badge veteran, Armed forces service medal veteran, or disabled veteran. Please contact us at for any complaints, comments and suggestions.

 

 

𝐂𝐨𝐧𝐭𝐚𝐜𝐭 𝐃𝐞𝐭𝐚𝐢𝐥𝐬 :

 

Account co-ordinator: Godwin D Antony Raj

 

 

VIVA USA INC.

3601 Algonquin Road, Suite 425

Rolling Meadows, IL 60008