Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.
Responsible for development of innovative DFT IP in collaboration with the multi-functional teams.
Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
Participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, driving re-usable test and debug strategies.

Bachelor's or a Master’s Degree in Electrical or Computer Engineering required
At least 10 years of experience.
Knowledge of the latest innovative trends in DFT, test and silicon engineering.
Experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design
Experience working with Gate level simulation, debugging with VCS and other simulators.
Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
Strong verbal skills and ability to thrive in a multifaceted environment
Scripting skills: Tcl, Python/Perl.

ASIC DFT Engineering Technical Leader, 12+ years

Key skills